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ABSTRACT
Hassan, Md Khaled Ph.D., Purdue University, December 2016. Statistical Modeling
and Simulation of Variability and Reliability of CMOS Technology. Major Professor:
Kaushik Roy.
The introduction of High-κ Metal Gate transistors led to higher integration den-
sity, low leakage current, and faster switching speed. However, this transition in
technology roadmap brought about new failure mechanisms such as Positive Bias
Temperature Instability and Stress Induced Leakage Current. In addition, the relent-
less downscaling of devices to keep up with Moore′s law has significantly increased
the time-zero variability caused by Random Dopant Fluctuation, Mean Gate Length
Deviation, and Line Edge Roughness. Because of their possible correlation with time
dependent aging effects, the quantification of reliability has become more complex
than ever. To that effect, we propose a framework to analyze the stochastic nature of
different reliability issues and their impact at the circuit level. Our Bias Temperature
Instability model for trap generation in NMOS transistors captures both time depen-
dent threshold voltage degradation as well as dielectric breakdown of oxide layers. In
addition, we incorporated our model into a Technology Computer Aided Design device
simulator in order to capture the correlation between time-zero and time-dependent
variability. We observed that the correlation is small, yet significant in the device life-
time prediction. In order to accurately estimate the total guard band necessary for
a variation aware Integrated Circuit design, process induced time-zero variation and
different aging effects need to be considered simultaneously. In addition, the FinFET
architecture can cause additional degradation of the transistors. The field-crowding
and 2D-hydrogen diffusion at the fin corners can make the reliability assessment more
complicated compared to the planar counterpart. We also proposed a unified model
xvi
and simulation framework for reliability analysis in tri-gate FinFET devices. The




Fast and reliable! Apart from the cost, these are the only two aspects we tend to think
of when we purchase an electronic gadget or laptop: how fast it can run and how long
will it provide functionality without losing performance? Over the last decade, we
have witnessed unprecedented development in Very-Large-Scale Integration (VLSI)
technology that makes our lives easier and faster than ever. One or two devices
can take care of most our daily needs. Almost all of us have observed the gradual
degradation in the performance of electronic devices over time. In other words, we see
a time dependent loss of performance or even a complete failure of these electronic
devices. In order to predict the lifetime of a laptop with billions of transistors, it
is necessary to have very robust theories that can analyze various reliability aspects
with incredible accuracy. Thanks to the researchers who have been working in the
field of reliability physics for many years, we have achieved quite a few milestones
to date. However, as consumers, we always want faster and more reliable products.
Reliability always comes at the expense of speed and vice versa. Hence, manufacturers
have to reach an optimum condition where they can meet consumer expectations of
performance with an acceptable lifetime.
Due to high integration density, large off-state leakage current, and high on-die
temperature, the issues of variability and reliability are of the utmost importance in
todays technology and expected to only become more crucial in the future. Hence,
the design of a variation-tolerant system requires an expert understanding of device
physics, the nature of different variability and reliability issues, and any possible corre-
lations among them. In scaled technologies, the time-zero variability happens mostly
due to the phenomenon called Random Dopant Fluctuation (RDF). The small num-
bers of discrete dopants in the tiny channel regions cause the nominal threshold volt-
age (Vth0) to fluctuate among microscopically similar devices due to the randomness
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Fig. 1.1. The proposed simulation framework. The dotted lines indi-
cate future extension.
in their number and locations. Apart from RDF, Line Edge Roughness (LER), Line
Width Roughness (LWR), Mean Gate Length Deviation (GLD), Work Function Fluc-
tuation (WFF), and Non-Uniform Temperature are some the notable process-induced
variations in todays CMOS technology [1–5]. The time dependent, variability-induced
failures can be either parametric, which is mostly Vth degradation, or catastrophic fail-
ure due to the gradual wear of thin oxide layers over time. The Vth degradation is
attributed to Bias Temperature Instability (BTI) caused by the breakage of interface
or bulk oxide bonds due to high operating voltage or temperature [3, 6–14]. Oxide
breakdown, also known as time-dependent dielectric breakdown (TDDB) occurs due
to the formation of conduction paths through the bulk and interface traps caused by
BTI. In addition, Hot Carrier Induced Degradation (HCI), Random Telegraph Noise
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(RTN), and Stress Induced Leakage Current (SILC) also contribute to Vth and oxide
quality degradation [5]. Some of the process induced variability and aging effects in
today’s CMOS technology are listed in Table 1.1. Both time-zero and time dependent
variability are correlated which needs to be properly addressed. The objective of this
work is to develop a simulation methodology that incorporates the combined effect
of different process induced and time dependent aging into a unified aging model
that can be leveraged to generate compact models for circuit simulations. Fig. 1.1
shows the organization of this thesis. We have designed MOSFET devices using a
Technology Computer-Aided Design (TCAD) simulator [15] and benchmarked their
characteristics with ITRS projection [7]. In our thesis, we have focused on 30nm pla-
nar and 14nm tripple-gate FinFET devices. The core of this work is the unified trap
generation model that includes both interfaces (Si/dielectric or dielectric/dielectric)
and bulk oxides. Positive BTI (PBTI) is a phenomenon that depends on trap gen-
eration at the dielectric/dielectric interface or bulk oxide; Negative BTI (NBTI) is
mostly related to the Si/dielectric interface traps. The Hot-Carrier Induced degrada-
tion depends on both interface and bulk trap generations. The traps generated due
to NBTI, PBTI, and HCI contribute to TDDB and SILC [5]. Therefore, the unified
model can be utilized for the analysis of all of these aging effects. In addition, the
impact of pre-existing defects can also incorporated into the models. The dotted lines
in Fig. 1.1 refer to the future extension of this work.
1.1 Contributions and Organization of this Thesis
The key contributions and the proposed future extension of this work is summa-
rized below:
• Proposed a 3D statistical model for PBTI analysis. The model is equally appli-
cable for planar and FinFET devices.
• Leveraged the PBTI model to include TDDB and SILC. For TDDB and SILC
analysis, we have implemented the 3D percolation model andWentzel−Kramers−
4
Brillouin(WKB) [16] approximation-based Trap Assisted Tunneling (TAT)
model, respectively.
• Proposed a TCAD-based simulation methodology that accounts for the com-
bined effects of process-induced variation and aging. As an example, we have
investigated the impact of the combined effects of RDF and BTI (both positive
and negative), TDDB, and SILC at the device level. We have implemented
a statistical Reaction-Diffusion (R-D) model for NBTI analysis. The results
show that the effects of RDF on BTI need to be considered for estimation of
performance degradation. However, the impact on TDDB and SILC analysis is
almost negligible.
• From the TCAD simulator, we have generated a Look-Up Table (LUT) based
Verilog A model [17] for Spice simulation and investigated the impact of RDF
on BTI in circuit performance. In our analysis, we have focused on the oscil-
lation frequency degradation of Ring Oscillators (ROSC) and different failure
mechanisms of 6-Transistors Static Random Access Memory (6T-SRAM). We
observe that the effect of RDF on BTI decreases with the increase in the num-
ber of ROSC stages. However, this correlation needs to be considered in SRAM
failure analysis in order to achieve high error immunity.
• Leveraged the simulation framework developed for planar devices to FinFET
technology, investigated the impact of the fin shapes on device performance and
oxide electric field, and extended the RD model to incorporate the effect of 2D
H2 diffusion and fin thickness in NBTI analysis. We have implemented a unified
trap generation model for PBTI, NBTI, and TDDB and verified the model with
experimental results.
In addition to this introductory chapter, there are five other chapters in this the-
sis. In Chapter 2, we propose our stochastic BTI model for high-κ NMOS transistors.
The model takes into consideration each trap location and their distinct impact on
Vth degradation. The model is flexible and equally applicable for advanced technology
5
Table 1.1.
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(such as FinFETs). In Chapter 3, we propose a simulation methodology in order to
analyze the impact of process induced time-zero variation and different time depen-
dent aging effects. We have integrated our PBTI model with a TCAD simulator. In
addition, we have extended the PBTI model to incorporate SILC and TDDB analy-
sis within the same simulation framework. We observe that the impact is somewhat
significant on BTI variability. However, TDDB and SILC analysis show negligible de-
pendance on RDF. We have generated LUT-based Verilog A model from the TCAD
simulations in order to carry out the circuit analysis. We observe from our circuit
simulations that the impact of correlation between RDF and BTI is significant when
the mean BTI degradation is small (50 mV or less). The correlation becomes weaker
with the increase of circuit complexity. In Chapter 4, we carry out SRAM failure
analysis using the simulation mythology proposed in Chapter 3. The results show
that the correlation needs to be considered in order to achieve 99.7% (3σ) or higher
confidence level. In Chapter 5, we extend our models to come up with a unified model
for reliability analysis of FinFETs. We have investigated the field-crowding effect at
the corners of the tri-gate structure and extended the statistical R-D model for NBTI
analysis. We have verified the trap generation models for NBTI, PBTI, and TDDB
analysis with experimental results. In Chapter 6, we conclude this thesis and discuss
some of the future works that can amend our unified model presented in Chapter 5.
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2. STOCHASTIC MODELING OF POSITIVE BIAS
TEMPERATURE INSTABILITY IN HIGH-κ METAL
GATE NMOSFETS
Positive Bias Temperature Instability (PBTI) has become one of the major reliability
concerns in the present day CMOS technology. PBTI mostly degrades the perfor-
mance of high-κ metal gate (HK/MG) nMOSFETs and is dominated by time depen-
dent stress induced trap generation. The PBTI models proposed so far in different
literature are deterministic in nature and overlook the randomness of the temporal
degradation of transistor threshold voltage, Vth. In this chapter, we present a stochas-
tic model for PBTI in order to predict the behavior of HK/MG nMOSFETs under
inversion mode stress. The model is scalable, and is verified by experimental data
from two different groups. Our model separately considers each trap to predict their
impact on device performance. The simulations are carried out at accelerated voltage
and temperature conditions and we noted the variations in Vth. In addition, we have
analyzed the impact of PBTI on the performance of a ring oscillator and concluded
that the circuit speed suffers significant degradation due to this effect. We have also
observed that the adverse effect of PBTI becomes more severe as we go deeper into
the nanometer technology.
2.1 Introduction
With the introduction of high dielectric constant (high-κ) MOS transistors com-
bined with metal gate electrodes, the gate leakage current and the corresponding
stand by power dissipation are significantly reduced in comparison to the conven-
tional silicon oxynitride (SiON) transistors [6, 18, 19]. However, the transition from
oxynitride/poly-Si gates to high-κ/metal gates, has led to a new failure mechanism,
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positive bias temperature instability (PBTI) in n-channel devices [7]. Since HfO2
bulk traps cannot be charged under negative stress voltage, these defects only affect
the threshold voltage and leakage current of NMOSFETs [8]. Although the effect of
PBTI was smaller in older technology nodes (65nm or earlier), it is regarded as a ma-
jor reliability issue in case of HK/MG transistors [20]. The presence of d-shell states,
relatively higher coordination number, and low processing temperature of Hafnium
(Hf) based oxides lead to drastically different electronic structure than the conven-
tional SiO2 and make them vulnerable to defect formation [21, 22]. Over the last
decade, researchers have argued whether the already existing traps or the stress in-
duced generated defects are responsible for the transistor Vth shift due to PBTI effect.
The degradation used to be attributed to the charging and discharging of pre-existing
traps in earlier literature [13,22–25]. However, recent research confirms that PBT in-
stability occurs mostly because of the stress induced defect generation and the effect
of preexisting traps are only dominant for a short period of time at the beginning
of the stress duration [8, 10, 14, 26–28]. A typical HK/MG gate stack (Fig. 2.1) is























Fig. 2.1. Dual layer HK MG nMOSFET. The HK layer is much more
prone to defect formation than the SiO2 layer.
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layer (typically SiO2) and a metal gate (usually TiN). The interplay of these different
elements has significant impact on the reliability assessment of these devices [29].
The defects in the SiO2 layer have relatively negligible effect on PBT instability and
hence, can be ignored for such device structures [14].
Due to continuous downscaling of devices, the minimum feature size has gone down
to about a hundred atomic sizes. This increased both the temporal and the process
related device parameter variability. As a result, reliability projection has become
more difficult. The PBTI models proposed so far in different literature are based
on the assumption that the charging probability of each trap is uniform. In reality,
they are not uniform. Consequently, they cannot accurately predict the variation in
device performance as well as lifetime due to the PBTI effect. A statistical model is
therefore needed to precisely predict device lifetime.
2.2 Modeling
The flowchart in Fig. 2.2 shows the framework of the proposed model. The model
takes different physical properties (such as device dimensions, oxide properties, etc)
and stress conditions as input. In the second step, it generates the temporal trap
distribution and determines their charging probability based on the probability theory.
In the final step, it determines the transistor threshold voltage degradation depending
on the locations of each trap. We have made the following assumptions in our work:
• The traps are generated uniformly throughout the dielectric layer.
• The charging of the traps is non-uniform. In other words, the probability for a
trap being occupied depends on the location of that trap.
• We have ignored the lattice mismatch of HfO2/SiO2 interface. Lattice constant
of SiO2 and HfO2 are 0.734nm and 0.498nm respectively. Hence, band alignment
can be an issue for both HfO2/SiO2 and HfO2/Metal interfaces [30]
10
• We did not consider mobility degradation due to the tunneling of carrier from
channel to the bulk region.
For our modeling, we have used a hafnium based high-κ dielectric on a SiO2 interlayer.
Unless otherwise specified, W=L=22nm and the thicknesses of the oxide layers are
2.5nm and 1nm respectively, for the simulation results. The trap size in HK layer is
INPUT PARAMETERS  
 
Device Dimensions (W, L, 
Thfox, Tsiox), Oxide Properties 
(εhfox, εsiox), Bias Conditions 





















Calculate No. of 
Charged Traps, 
NC(t) 





Trap locations:  
x, y, z 
Fig. 2.2. The flowchart of the proposed model.
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larger than that in SiO2, which can be attributed to the difference in energy levels
of the traps associated with the defects. The trap level in HfOx is <1.4eV, which is
much shallower than that in SiON [21,25,31, 32].
2.2.1 Trap Generation





Depending on the results of accelerated test conditions, the device performance at









(x, y, z) 
Fig. 2.3. A 3D Grid representing a sample oxide layer (defect locations
are shown in red).
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affects the transistor threshold voltage. The change in threshold voltage can be
expressed as follows:
ΔVth(VG, T, t) = f(NC(VG, T, t)) = f(f(NG(VG, T, t))) (2.1)
where, NC and NG are the number of charged and generated traps, respectively, for
a certain bias condition (Gate Voltage: VG, Temperature: T ) at a specific time, t.
Based on the ΔVth model in [8,33], the number of traps generated in the ith dielectric
layer, NGi of a stack can be modeled by a power law:
NGi(VG, t) ∝ (VGi)γtn (2.2)
where VGi is the voltage drop across the same dielectric layer, γ is the voltage accel-
eration factor, and n is the PBTI power exponent. The typical value of γ is in the
range of 5 to 10 [8, 14] while n is in between 0.1 and 0.2 [8]. The defect generation
is strongly temperature dependent [8, 27] and can have a significant role in device
performance [10, 14]. Hence, the temperature dependence can be modeled by the
Arrhenius equation [34]:
NGi(T, t) ∝ exp(−Ea/KBT )tn (2.3)
where KB is the Boltzmann constant and Ea is the activation energy (usually 1-1.5
eV [10, 14, 26]) for the breakage of oxide bonds in HfO2 dielectric layer. We can
combine (2.2) and (2.3) to model the number of generated traps NGi as follows:
NGi(VG, T, t) = A(VGi)
γexp(−Ea/KBT )tn (2.4)
where A is a calibration parameter that depends on both technology node and device
structure. For modern high-κ metal gate transistors, i indicates either SiO2 IL or a
high-κ dielectric layer (such as HfO2). We assumed a random distribution of these
traps across the HfO2 layer. A pseudo-stochastic process Sj(t) is assigned to each of
the oxide bonds. Sj(t) can be either 0 or 1 if the bond is tied or broken, respectively.
Fig. 2.3 shows a 3D grid structure for the simulation. Nw, NL, and NTdi are the
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number of points taken along the width, length, and thickness of the ith dielectric
layer, respectively. For our simulation, we have assumed the defect size of HfO2
as 0.4-0.5nm. The temporal variation of the randomly distributed generated traps









where, W , L, and Tdi are respectively the width, length, and, the thickness of the
oxide layer.
2.2.2 Trap Charging
The band diagram in Fig. 2.4 shows the operation of n-MOSFET in the inversion
mode. In this diagram, Vsox and Vhfox indicate the voltage drop across the SiO2 and
HfO2 layers, respectively. φB and φhfox denote different barrier heights seen by the
tunneling electrons and φT represents the trap energy level inside the high-κ layer.
With the generation of new electron traps, the probability of charging enhances and
we need to know the exact location of these traps in order to determine the trap
occupation effect of each of them separately. Trapping of a carrier is a conditional
event and is dependent on the generation of traps. If PG and PC represent the
probability of trap generation and trap charging respectively, the probability that
both events occur at the same location (x, y, z ) at a specified time is given by [35]:
P (C|G) = P (C •G)/P (G) (2.6)
where G and C are trap generation and charging events respectively and P (C • G)
is the probability of G and C taking place at the same time. P (C|G) in (2.6) is the
probability of charging a trap at (x, y, z), given a trap is being generated at the same
location. Since C ⊂ G, (2.6) can be simplified to

















Fig. 2.4. Band diagram of nMOSFET in inversion mode. The numer-
ical values of different parameters are given in Table 2.1.
The boundaries of (2.6) and (2.7) is determined by the defect size and lattice
structure and hence, by the maximum number of generated oxide traps. The number
NW .NL.NTh (Fig. 2.3) limits the maximum number of defects generated for a given
device. In order to model the conditional probability P (C|G), we calculated the
tunneling probability of electrons, PWKB (considering substrate injection only) by
the Wentzel−Kramers−Brillouin(WKB) method [16,37,38] and compared that












Different parameters used in our PBTI simulations
Parameters Value Reference Parameters Value Reference
NA/cm
3 2.7x1018 [36] EChfox 1.4eV [21]
n 0.1-0.2 [11, 12, 14] φT <1.4eV [32]
γ 5-10 [11, 12, 14] φB 3.1eV [16,36]
m∗sox 0.5m0 [37] Ea 0.11-0.15 [10,26]
m∗hfox 0.18m0 [36] VF -1V [36]
NA : Doping density in Si substrate
m0 : The mass of electron in free space
EChfox : Conduction band offset of HfO2 on Si
where, m∗de, φB, h̄, Ek are the effective mass of electron in dielectric layers, effective
barrier height seen by the tunneling electron, reduced Plancks constant, and the
average kinetic energy of electron in 3D semiconductor, respectively. The voltage
drop across the dielectric stack Vstk(= Vsox + Vhfox) is calculated as follows [37, 38]:
Vstk = VG − VF − φS (2.9)
Where, VF is the flat band voltage and φS is the surface potential for the device. If









where Csox and Chfox are the per unit capacitances of SiO2 and HfO2 layers, respec-




1 if PWKB >Pr
0 Otherwise
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Since we can extract the generated trap locations from our simulation, P (G) is either
0 or 1 if a bond is tied or broken, respectively. In addition, P (C) = 0 if the bond is
tied. Therefore, at a certain time t, (2.7) becomes:
P (C)t = P (C|G)t (2.11)









where P (C)t,x,y,z in (2.12) indicates the charging probability of a trap located at
(x, y, z) at a certain time t.
2.2.3 Vth Degradation
Our model individually considers each charged defect. For the number of charged
traps evaluated by (2.12), we can determine the PBTI induced threshold voltage
















(Thfox + Tsox − z)dz
(2.13)
where εhk is the relative dielectric constant of the HfO2 layer. From (7) and (11), it
can be concluded that the charging event C dominates the total number of charged
traps as well as the final threshold voltage degradation in (13).
2.3 Results and discussion
In this section, we validate our model by comparing with experimental and sim-
ulation data from two different groups and explain the statistical nature of PBTI
degradation. The results show a wide variation of Vth degradation. We also note







































Fig. 2.5. Average ΔVth shift under different stress voltages for 1000
samples (W=L=22nm). Experimental results are taken from [8].
2.3.1 Model Validation
There have been discrepancies among the experimental results reported by dif-
ferent groups and we see a wide range of variation in voltage acceleration factor,
PBTI power exponent, and the level of Vth degradation among different references
[8, 10, 14, 22]. Therefore, it is necessary to come up with a model that can provide
adaptability using minimum possible fitting parameters. In our model, only the pa-
rameter ′A′ in (2.4) is calibrated to match the experimental data published by two
different groups. We have ignored the carrier hoping among different traps since
this process is considered very slow in comparison to relatively fast trapping of the































































































Fig. 2.6. Comparison between: (a) Uniform; (b) Non-uniform charg-
ing probability of traps. The uniform charging shows over estimation






























































Fig. 2.7. (a) Variation of ΔVth at different temperatures; (b) The
relaxation effect following a 2V and 125oC stress. The results are in
good aggreement with [14].
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Fig. 2.5 shows the Vth degradation for different stress voltages at 125
oC. Our
simulation results are in good agreement with A. Kerber, et al. [8]. The results
reflect strong voltage dependence of trap generation and electron trapping. In Fig.
2.6, the results are compared to Yang et al. [14]. The power exponents were taken as
0.17 and 5 for the PBTI power exponent and voltage acceleration factor, respectively.
Fig. 2.6(a) and (b) shows how the simulation can lead to erroneous results (wrong
number of defects) if we consider uniform charging probability for all traps. It can
be clearly seen in Fig. 2.6(b) that the charge density does not match with [14] if we
consider non-uniform charging probability for different traps. Reason being the traps
close to the channel has higher probability of being occupied and larger contribution
to Vth degradation than those relatively far away from the interface.
Fig. 2.7 (a) verifies the simulation results for different temperature stress. Since
PBTI is a temperature-activated process, the increase in temperature generates larger
number of traps according to (2.3). In addition, the kinetic energy of conduction
band electrons also increases, which in turn reduces the barrier height seen by the
carrier. As a result, both trap generation and trapping mechanisms are accelerated
and we see significant enhancement in performance degradation with the increase in
temperature. Fig. 2.7(b) shows the recovery effect preceded by a stress condition of
2V and 125oC. The mean ΔVth of 1000 samples matches very well with the result
reported in [14]. The PBTI relaxation effect follows log(t) dependence on time t [33].
Since, BTI is a frequency independent phenomenon [39], the duty cycle dependance
of trap generation can be represented by the following expression:
NOT/IT (f, sp) = a(f, sp) ∗NOT/IT (0, 1) (2.14)
where, the factor a(f, sp) denotes the f and sp dependance of BTI effects andNOT/IT (0, 1)
is the traps generated due to BTI degradation under DC stress. From Fig. 2.7 (b),
the factor a(f, sp) for 50% duty cycle is extracted as 0.75. NBTI shows similar duty
cycle dependance and the corresponding a(f, sp) factor is 0.796parameter is [40].
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2.3.2 Statistical Distribution of Vth Degradation
In Fig. 2.8 (a), we plotted σVth and μVth for both uniform and non-uniform charging
of traps over a period of 10000 seconds for 1000 sample devices and Fig. 2.8 (b)
shows the corresponding probit plot and the upper tail of the cumulative distribution
function (CDF) at two different stress time (102s, and 104s). The results suggest that
the standard deviation in the case of uniform charging of traps is lesser than the non-
uniform case. The average value of ΔVth(t) however, remains almost the same. This
leads to an underestimation of the temporal Vth degradation for uniform charging.
In Fig. 2.9 (a and b), we show the effect of voltage and temperature variation on
PBTI. The Monte Carlo (MC) simulation is carried out for 10000 samples. The
results indicate significant increase in both σVth and μVth at higher stress voltage and
temperature. In addition, we have noticed that the power exponents (both voltage
acceleration factor and time exponent) remain same for the average ΔVth(t) (γμ ≈ γ
and nμ ≈ n). These power exponents however, are smaller by a factor of 2 for the
standard deviation (γσ ≈ γ/2 and nσ ≈ n/2). This important observation is in
agreement with what has been reported for NBTI in [42] and can help us to project
the PBTI effect for any stress period for a given stress condition using (2.14):
μ(t2) = exp(ln(μ(t1) + (ln(t2)− ln(t1))nμ)
σ(t2) = exp(ln(σ(t1) + (ln(t2)− ln(t1))nσ)
(2.15)
where t1 and t2 are the times from and to when the degradation is projected. The
effect of technology scaling is shown in Fig. 2.10. In Fig. 2.10(a) we observe an
increase in the variation with the decrease in device area. Hence a higher variation
is expected as the device size is scaled down. In Fig. 2.10(b), we have plotted the
PBTI variability against 1√
WL
. We see a linear relationship which confirms that the











































































( σ=5.35 mV at t=102s,
σ=8.06 mV at t=104s)
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Fig. 2.8. Statistical Distribution of ΔVth degradation for both uniform
and non-uniform charging probability: (a)μΔVth and σΔVth ; (b)The




































































































Fig. 2.9. Statistical Distribution of ΔVth for different voltage and
temperature: (a)μΔVth and σΔVth ; (b)The probit plot and the upper
tail of the CDF at t = 102 and t = 104s.
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Variation follows Pelgrom’s rule
(b)
Fig. 2.10. ΔVth degradation of 10000 samples for different technology
nodes: (a) at t = 102 and t = 104s; (b) Verification of Pelgrom’s
rule [41]. The temporal variation increases with the decrease in device
dimensions.
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2.3.3 Comparison with NBTI distribution
Fig. 2.11 shows the comparison of our PBTI model with two different NBTI
models. The insets show the upper CDF tail of the corresponding distributions. The
data extracted from [43] (Skellam Function) and [44] (Defect Centric Approach) show
that NBTI for p-MOSFET has a wider distribution tail than that of PBTI for high-κ
n-MOSFET. The width and effective length for these simulations are 90nm and 35nm,
respectively.
2.3.4 The Effect of PBTI on Circuit Performance
We have analyzed a five-stage ring oscillator in order to examine the effect of
PBTI. We did HSPICE [45] Monte Carlo simulations on 1000 samples using Predictive
Technology Nodes (PTM) [46]. Fig. 2.12 shows the plot of σ and change in μ with
respect to the time-zero mean oscillation frequency for two different technology nodes.
The circuits were subjected to a stress condition for 104 seconds with a constant stress
of 2V and 125oC. We observe an increase in variability and randomness with the
decrease in device area. The inset shows the change in average oscillation frequency
when the circuits are relaxed at 0V for 104 seconds. We see about 25% recoveries
within that period of time which is similar to what we have observed in our MC
simulation of individual devices in Fig. 2.7(b). In addition, the degradation at circuit
level follows similar power law as that of the device level dependance.
2.4 Conclusion
In this chapter, we have proposed a statistical model to predict the effect of PBTI
in nMOSFET lifetime and the variation was incorporated in HSPICE in order to see
the PBTI impact on circuit delay. The simulation results show substantial random
variation of performance in both device and circuit level. We have also observed
that the variation becomes worse with the increase in stress condition (voltage and
26
































































N=9 (Defect Centric Model)
N=14 (Defect Centric Model)
t=1900s (Our Model)
(b)
Fig. 2.11. Comparison of our PBTI model to two different NBTI
distributions: (a) Skellam function (2V, 140oC) [43]; (b) Defect centric











































































Fig. 2.12. Variation of μf and σf for 22 and 32nm PTM. The inset
shows the recovery effect of the mean oscillation frequency.
temperature) and decrease in device size. Our model is scalable and can reproduce
the experimental data provided by different research groups. With the statistical
distribution predicted by this model, the impact of PBTI can be analyzed at the
circuit level of design abstraction.
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3. INVESTIGATION OF DEPENDENCE BETWEEN
TIME-ZERO AND TIME-DEPENDENT VARIABILITY IN
HIGH-κ NMOS TRANSISTORS
The time-independent process-induced variation has increased because of the aggres-
sive scaling down of devices. As a result, the faster devices with lower threshold
voltage distribution tail experience higher stress, leading to additional skewness in
Bias Temperature Instability (BTI). Since the same traps in NMOS devices con-
tribute to Positive BTI (PBTI), Time-Dependent Dielectric Breakdown (TDDB),
and Stress-Induced Leakage Current (SILC), it is necessary to investigate the effect
of time-zero variability on all of these effects simultaneously. Accordingly, we propose
a simulation framework to model and analyze the impact of time-zero variability (in
particular, random dopant fluctuations) on different aging effects. For small area
devices (≈1000 nm2) in 30nm technology, we observe significant effects of Random
Dopant Fluctuation (RDF) on BTI-induced variability (σΔVth). In addition, circuit
analysis reveals a similar trend in performance degradation. However, both TDDB
and SILC show weak dependence on RDF. We conclude that the effect of RDF on Vth
degradation may not be disregarded in scaled technology and needs to be considered
for variation-tolerant circuit design.
3.1 Introduction
Both time-dependent and process induced variations play critical roles in reliability
assessment at both device and circuit levels [12, 47]. In addition, the dependence
between time-zero and time-dependent variability needs to be properly addressed.
The devices at the lower process-induced distribution tail performs faster (Fig. 3.1)
due to their low turn-on voltage compared to the nominal threshold voltage, Vth(0).
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The variation can be up to few sigma values (σ(Vth(0))) of the time-zero variation.
Since the amount of carriers inside the channel region is influenced by the process
variations (i.e. there are more carriers in the faster devices) [48], the trap generation
rate inside the high-κ and interfacial layer (IL) is expected to be higher in those faster
devices. As an example, in order to comprehend the nature of RDF and temporal BTI
evolution and their dependence, it is important to capture the effect of each dopant in
the channel region and defect in the bulk oxide layers simultaneously and determine
the corresponding effect on Vth degradation. Moreover, PBTI, TDDB, and SILC are
correlated in NMOS transistors [14]. Therefore, a complete modeling framework of
RDF as well as BTI variation–considering the fluctuation in number and position of
independent dopants and their impact on oxide defects/traps is necessary for circuit
analysis. The rest of the Chapter is organized as follows. In section 3.2, we explained
our modeling and simulation framework. In this section, we have extended our PBTI
model [49] in order to analyze TDDB and SILC. Section 3.3 discuses the possible
dependence between RDF and BTI at the device and circuit levels of design. We
have also carried out TDDB and SILC analysis for NMOS devices considering this
interrelation. Finally, section 3.4 concludes this work.
3.2 Framework for Variability Analysis
Fig. 3.2 shows the framework of our analysis. We have investigated the depen-
dence between time-zero variation (RDF) and time-dependent variability and evalu-
ated its impact on aging effects such as BTI, TDDB, and SILC. Understanding and
modeling such an interrelation can be significant in reliability-aware circuit design.
In order to properly model the impact of RDF on different aging effects, the non-
uniformity of the electric field across the dual oxide layers (HK and IL) along the
channel length needs to be considered. To that effect, we have used a TCAD simula-
tor to carry out our device-level simulation [15]. We have extracted the electric field
as a function of the channel length. The extracted fields are then incorporated to
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our BTI trap generation model [49] and calibrated [14]. Subsequently, we integrated
our PBTI model to the device simulator in order to analyze the dependence between
RDF and PBTI. The TDDB and SILC analyses are carried using our extended trap
generation model developed in MATLAB [50].
The NMOS device designed in the TCAD simulator is benchmarked with ITRS
2009 at the 30nm technology node [7]. The thicknesses of the high-κ and interfacial
layers are 2nm and 0.6nm, respectively. Other design parameters are shown in Table
3.1. The ON and OFF currents of the simulated NMOS device are 1190 μA/μm and
100nA/μm, respectively. We have used the drift-diffusion transport model and the
unified mobility model from Philips for the simulations [51]. For quantum correction,
the device simulator uses the Van Dort model [52]. A detailed explanation of these
models and a list of all the parameters used are available in the device user guide
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Fig. 3.1. Time-zero variation δVth(0) with respect to the nominal
threshold voltage, Vth(0) can be up to a few σVth(0). This can cause a
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Fig. 3.2. Our Simulation Framework.
Fig. 3.3. Cross-section of our simulated NMOS device.
Unless otherwise specified, the stress voltage and temperature were maintained at 2V
and 125oC. We applied a drain voltage of 50mV in the device simulator and extracted
Vth using the maximum-transconductance method, which is a built-in feature of the
TCAD simulator. The various parameters used in our reliability analysis are shown in
Table 3.2. Below we discuss RDF modeling and analysis and different time-dependent
aging effects integrated into our simulation framework.
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Table 3.1.
NMOS and PMOS Design Parameters
Parameter Name Value
Gate Length (L) 30nm
Gate Width (W ) 35nm
Gate Oxide Material HfO2, SiO2






NMOS Gate Workfunction 4.6eV
PMOS Gate Workfunction 5.06eV
3.2.1 Time-zero Variability
Time-zero fluctuation is comprised of three major components (1) Random Dopant
Fluctuation (RDF), (2) Mean Gate Length Deviation (GLD), and (3) Line Edge
Roughness (LER) [1]. Among these three, RDF is considered to have the most ad-
verse effects [1, 4, 53]. With the aggressive scaling down of MOSFETs, the intrinsic
variation of σV th(0) due to the smaller number of discrete implanted dopants and
their corresponding random position in the channel becomes more distinct [4, 54].
RDF causes a large variation among similar transistors and affects performance at
the device level as well as the circuit level of design abstraction [55]. In this work, we
have generated RDF profiles considering randomness in the number of dopants using
a pseudo-random number generator [50].
N iRDF (0) = Poiss(NRDFavg(0))1XS; i = 1, 2, ......, S. (3.1)
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Table 3.2.
Parameters used in our simulation
Parameters Value Reference Parameters Value Reference
α(HfO2) 0.17 [8, 14] α(SiO2) 0.38 [56]
Er(HfO2) 0.8eV [57] Er(SiO2) 0.1eV [58]
a0(HfO2) 1nm [31] a0(SiO2) 0.6nm [31]
ΦB 3.2eV [59] σn 10
-14/cm2 [16]
a0 : Trap size
σn : Trap cross-section
Er : Trap relaxation energy
α : Power exponent of time dependence
ΦB : Barrier height of the electrons
where, N iRDF (0) is a randomly drawn number from an 1xS vector generated by
Poisson′s distribution. NRDFavg(0) is the average doping density in the channel region
and S is the number of microscopically similar sample devices. In addition to the
number of random dopants, randomness of the dopants’ location also plays a signif-
icant role in Vth variation. Dopants that are closer to the Si/SiO2 interface have a
larger influence on the Vth fluctuation [54]. Moreover, Drain-Induced Barrier Low-
ering (DIBL) increases the standard deviation of Vth in nanoscale transistors that
is attributed to RDF. This is because the drain potential can nullify the effect of
dopants that are located close to the drain contact; a large number of dopants close
to the drain contact can cause high potential profile [55]. The RDF profiles are fed
to the TCAD simulator and the locations of the dopants are randomized using the
















Dual Weibull Slope 
in HKMG transistors 
Fig. 3.4. Implementation of the 3D percolation model. One single
defect in the bottom layer can lead to multiple breakdown paths. ′X ′
indicates a defect generated in a cell. Dual Weibull slopes confirm
different defect generation rates in HK and IL layers.
3.2.2 Time-Dependent Dielectric Breakdown (TDDB)
The time-dependent dielectric oxide breakdown (TDDB) in HKMG transistors is
characterized by short breakdown times as well as shallow Weibull slopes [31]. We
have incorporated a 3D percolation model into our BTI model in order to capture the
TDDB effect in the IL and the HK layers. Although the high-κ materials demonstrate
lower tunneling currents and improved transistor performance, a thin interfacial layer
(IL) of SiO2 is needed to passivate the Si-dielectric interface [31]. Since the defect
generation rate in SiO2 at operating voltage is lesser than the high-κ layer [14], the
presence of this IL layer improves both TDDB and PBTI and also increases the carrier
mobility [14, 31].
The formation of conduction paths due to the accumulation of oxide traps triggers
the breakdown of a dielectric layer. The widely-accepted percolation model [60] cap-
tures this idea for thick oxide layers. However, in scaled technologies, the formation
of 3D conduction paths can no longer be ignored since the oxide layers are comprised
of very few defect layers. Subsequently, a 3D cell-based percolation model has been
proposed and implemented in different literature [31,61]. In our statistical model, we
have incorporated this model in-order to capture the TDDB effect. The Weibull plot
is determined as:
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W = ln(−ln(1− F )) (3.2)
where, F is the fraction of failed devices in a Monte-Carlo (MC) event. Fig. 3.4
shows the cross section and top-view of a three-layer dielectric material and the dual
Weibull slope observed in HK gate stacks. We have considered all of the nearest
neighbors in determining a possible link between the two adjacent layers. In Fig.
3.4, a defect ′0′ in the bottom layer can have nine possible connections to the layer
above itself. Defects ′1′, ′2′, ′3′, ′4′, and ′5′ have at least one common edge with ′0′,
while defects ′6′, ′7′, ′8′, and ′9′ have exactly one node in common with ′0′. When a
continuous path is established between the top and bottom layers, a conduction or
breakdown path is considered to have formed. In the case of the dual-layer stack that















































Fig. 3.5. Dual-Weibull slope is observed due to the inhomogeneous
defect generation rates in the HK and IL layers [31].
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since high-κ and interfacial layers have heterogeneous defect generation rates. High-κ
layers are prone to the formation of both native and stress-induced defects. Hence,
they wear out relatively faster than the IL layer, and the ultra-thin IL layer determines
the final catastrophic breakdown [62]. In order to validate the model, we applied a
very high stress condition and ran our MC simulation with 15000 samples for 105
seconds. We observe from Fig. 3.5 that the slopes for different breakdowns, although
initially dependent on defect formation in both HK and IL layers, gradually become
independent of the HK layer as the stress time increases. The Weibull slope β in the





where, α is the time exponent for defect generation, a0 is the cell or defect size,
and Tox is the thickness of the either HK or IL layer. We observe in Fig. 3.5 that
the Weibull plot slowly approaches the slope in the IL layer since the final hard
breakdown of the device is dictated by the trap generation in the IL layer. However,
the actual reason behind the bi-modal distribution observed by different groups is
still controversial. Yew et al. [63] demonstrated that the presence of Grain Boundary
(GB) defects in the HK layer can cause early breakdown in many devices and can give
rise to a similar bi-modal Weibull distribution. We have also considered this effect in
our simulation results and discussion section.
3.2.3 Stress-Induced Leakage Current (SILC)
SILC is a means to analyze the buildup of oxide traps under BTI stress. As
the trap density reaches a critical value, the SILC current can cause significant power
consumption, leading to the hard breakdown of a device [64]. Therefore, it is necessary
to understand the evolution of SILC and have appropriate model that can predict
the progressive wear of the oxide layers in a scaled technology. Fig. 3.6 shows the
band diagram of an NMOS under inversion mode and the components of gate leakage
currents. There are three major components of gate leakage [27]:
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Fig. 3.6. Trap-assisted SILC in HK layer decreases due to high relaxation energy.
• Direct Tunneling Current (JDT ) or the time-zero gate leakage
• Trap-Filling Current in preexisting traps (JTP )
• Stress-Induced Leakage Current (JTG) through Trap-Assisted-Tunneling in gen-
erated traps
The time-zero leakage current is known as direct tunneling current JDT , while
the stress-induced leakage current JSILC is known as Trap-Assisted-Tunneling (TAT)
current. JSILC increases when a device is under electrical stress. We implemented












where, ΦB is the barrier height seen by the carriers in the conduction band of the
substrate, VSiO2 , tSiO2 , and TWKB are the voltage drop across the SiO2 layer, thickness





























in the High−κ layer
Steep jumps indicate









































Fig. 3.7. Comparison of: (a) SILC in different small area sample de-
vices indicates that trap generation in IL layer dominates total SILC;
(b) Average SILC in 15000 such devices matches the experimental
data [14].
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using the WKB approximation [16], respectively. The stress-induced current due to
trap generation (TG) is modeled as [14]:
JTG =
∫ ∫





where, Tin and Tout are the tunneling probabilities to and from the traps, re-
spectively; Er is the trap relaxation energy, fc and fa are the occupation factors of
cathode and anode, respectively; σn is the electron capture cross section of the traps,
and vth is the thermal velocity. k in (3.5) depends on the electron concentration of the
conduction band and the energy suppression factor. In our work, we have calibrated






where, tsat is the saturation time of pre-existing trap filling, which is usually in sub-
milliseconds [11], and J0 is the gate leakage current at t=0, which includes the direct-
tunneling component and tarp-assisted tunneling in the pre-existing defects. The
actual reason behind SILC is a controversial issue. While some groups attribute SILC
phenomenon to the defect generation in the HK layers [27,66,67], others explain SILC
in terms of defect generation in the IL layer only [62, 68]. J. Yang et al. [14] argued
that SILC is caused by defects in both HK and IL layers, but mostly dominated by
IL layer defects with much lower relaxation energy. In our model we have considered
degradation in both HK and IL layers and calibrated our model accordingly [14]. Fig.
3.7 shows the average SILC current for a MC simulation of 15000 similar devices. As
we can observe from Fig. 3.7(a), for different small area sample devices, total SILC
due to trap generation spikes when there is defect generation in the IL layer. This is
because the relaxation energy in an IL defect is much lower than that of an HK defect
[14]. The higher relaxation energy in the HK layer defects can exponentially decrease
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the tunneling out (Tout) probability and significantly decrease the contribution to
the overall SILC. As a result, the slope of the average SILC (Fig. 3.7(b)) gradually
approaches the time exponent of trap generation in the IL layer. We have ignored the
contribution from pre-existing traps and assumed JTP=0 for our analysis since the
trap density is not provided in [14]. Besides, these technology-dependent native traps
can be optimized to a very low density [26], in which case only the trap generation
plays a role in the SILC measurements.
3.3 Results and Discussions
In this section, we explain the impact of RDF on time-dependent degradation
using the results of our simulation framework. We extracted the electric field from the
TCAD simulator. Fig. 3.8 shows the electric field variation across the IL layer among
different devices with an average doping density of 2.7x1018/cm3 in the channel region
at VG=1V. We have divided the channel region in 35x30 number points and extracted
the oxide electric field as a function of the channel length at each of the points along
the width. We see variations in the oxide electric field due to the randomization of
dopant locations as well as the numbers. Since trap generation is a function of the
oxide electric field, we expect to see the impact of RDF in stress induced trap density
profiles among a large number of microscopically similar devices. We incorporated
the extracted electric field in our PBTI model [49] in order to further investigate
the impact of RDF on different aging effects. In Fig. 3.9, we have plotted the local
gate injection current as a function of channel length and width. The local injection
current is determined using the direct tunneling current model in equation (3.4), and
we plotted the normalized value (normalized with respect to the maximum value) for
gate voltages of 1 and 2V in Fig. 3.9(a) and 3.9(b), respectively. For this simulation,
we have considered the dopant profile corresponding to Fig. 3.8(a), where 36 dopants
are randomly assigned inside the channel. We can see that RDF causes variation
in the local injected current at both 1V and 2V. In order to investigate the relative
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Fig. 3.8. Effect of random dopant fluctuation on the electric field
across the IL oxide layer: (a), (b), and (c) show the electric field vari-
ation due to the fluctuation of the number of dopants in the channel
region of an NMOS device. In comparison to the upper three figures,
(d), (e), and (f) show the variation due to the fluctuation in dopant



























































Fig. 3.9. Normalized distribution of local injection current with 36
dopants inside the channel region: (a)VG=1V; (b) VG=2V. The effect
of RDF is higher at a lower gate voltage.
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Fig. 3.10. Correlation between local injection probability (Pinj) and
PBTI trap density (NOT ) along the channel at VG=1V. The results
indicate direct correlation between RDF and PBTI.
impact of RDF, we determined the standard deviation of the local injected currents
as a percentage of their average values. We observe that the variability induced by
RDF at 1V (21.9%) is much higher compared to that at 2V (10.3%). Therefore,
the impact is expected to be more significant at the device operating voltage. Since
PBTI is driven by the gate injection current, we investigated its correlation to local
injected current probability (Pinj) in Fig. 3.10. For VG=1V (corresponding to Fig.
3.9(a)), we extracted the probability as a function of the channel length at a random
location along the width and incorporated the corresponding electric field distribution
into our PBTI model. We simulated a large area device (10000x30 nm2) for a stress
period of 109 s and plotted the lateral distribution of the generated trap density in
the upper panel of Fig 3.10. In the lower panel, we have plotted the corresponding
























Fig. 3.11. Effect of RDF on PBTI at a mean ΔVth of 50mV. Ignoring
the effect of time-zero variability leads to erroneous results in BTI
estimation. The simulation was carried out at 2V and 125oC.
we conclude from Fig. 3.9 and 3.10 that the impact of RDF can modulate the δVth
distribution induced by PBTI.
Fig. 3.11 demonstrates the impact of RDF on PBTI estimation for 50mV of mean
δVth degradation. The lower panel represents the data where the BTI degradation is
estimated using an average time-zero threshold voltage; the upper panel shows the
same data taking the effects of RDF into account. δVth after a stress period of tstress




Vth(tstress)− Vth(0), upper pannel
Vth(tstress)− μVth(0), lower pannel
Both sets of data are plotted against the difference between the time-zero threshold
voltage, Vth(0) for each of the devices and the mean of the time-zero threshold voltage,
μVth(0). In this plot, the devices on the left side are relatively faster, and we see that
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δVth for these devices are higher in the upper panel. The effect of RDF on the devices
that have threshold voltages close to the mean μVth(0) are almost negligible. The
devices on the right side of the panels, on the other hand, have higher time-zero
threshold voltages. We see that the δVth in the upper panel is relatively less than
that of the lower panel. In other words, RDF causes higher degradation to faster
devices and lesser degradation to slower devices, as we have explained in Fig. 3.1.
Fig. 3.12 shows the impact of RDF on the threshold voltage degradation at 25mV,
50mV, and 75mV of PBTI degradation. σPBTI(Vth(0)) is the PBTI standard devi-
ation, taking the effect of RDF into account, while σPBTI(μVth(0)) represents PBTI
variability considering average time-zero Vth. We defined a dependence parameter
ζD, which is the underestimation of σΔV th(PBTI) with respect to mean ΔV th(PBTI)
when the effect of RDF is ignored and plotted on the right y-axis of Fig. 3.12. We
observe that the RDF effect on the threshold voltage degradation decreases with in-
creased BTI effects. This trend follows the experimental data presented in [12]. This
observation can be significant for scaled technology where the margin for parametric
variation is very stringent [69].
Next, we investigated the effect of RDF on TDDB and SILC at a stress voltage
of 2V. The analysis was carried out for 15000 sample devices. Fig. 3.13 shows the
Weibit plot for both the 1st and the 3rd breakdown with and without considering the
effect of RDF. We observe negligible differences in the TDDB lifetime. We carried
out similar analysis, taking the presence of GB defects into consideration. We divided
the HK oxide layer in 42 grain-regions and assigned an average pre-existing GB defect
density of 1019/cm3 in 25% of the sample devices. Since the presence of GB defects
compromises the underlying IL layer [63], we assumed a 10 times higher IL layer defect
generation rate in these devices. The simulation results for the 3rd soft breakdown
is plotted in Fig. 3.14, and we observe the negligible effect of RDF on TDDB. Early
breakdowns due to GB defects in some of the devices give rise to a bi-modal Weibull











































Fig. 3.12. Effect of RDF on PBTI decreases with increased BTI degradation.
requires higher stress conditions and defect density than BTI, the effect of RDF is
negligible in both Fig. 3.13 and 3.14.
A similar trend is observed for SILC analysis and shown in Fig. 3.14. We ob-
serve almost indistinguishable SILC for both average doping effect and RDF. SILC
is dominated by the trap generation in the IL layer, where the defect generation rate
is assumed to be very small in our simulations. Due to the low density of generated
traps in the IL layer, the statistical fluctuation due to the RDF effect has a trivial
effect on SILC. SILC is highly a controversial issue, and the relative contribution of
stress-induced traps in the HK and IL layers is still debatable. Therefore, further
investigation on the effect of RDF on SILC is necessary.
Finally, we investigated the effect of RDF on BTI degradation at the circuit level
and analyzed the impact of RDF-BTI correlation on the degradation in the frequency
of oscillation (fo) and transient supply current (IDDT ) of ring oscillators. For this
analysis, we have considered both PBTI in NMOS transistors and Negative Bias
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Table 3.3.
NBTI model and the parameters used in our simulations
The average number of interface traps generated is predicted by the following





kf (y) = kf0ph(y) exp(γEox(y)) exp(−EAF
qVT
) (3.B)
where, n, γ, kf , kr, N0, kH , kH2 , and DH2 are the NBTI power exponent, field
acceleration factor, Si-H bond breaking rate, Si-H bond annealing rate, the pre-
stress Si-H bond density at the Si/SiO2 interface, generation rate, dissociation
rate, and diffusion coefficient for H and H2, respectively. y, W , and L in (3A)
are the distance along the channel length, width, and length of transistors,
respectively. ph and Eox are the hole concentration inside the channel region
and the total oxide electric field, respectively. kf0 is the calibration parameter
of our model.
If we assume X={kr, kH , kH2 , DH2}, X can be expressed by the following
equation:
X = X0 exp(−EAX
qVT
) (3.C)
EAX are the activation energies and X0={kr0, kH0, kH20, DH20} are constants.
Parameters extracted from [70]:
n=16 , γ = 0.6± 0.05, EAF=0.36eV
Parameters extracted from [71]:
EAkr=0.2eV, EAkH=EAkH2
=0.3eV, EAkf =0.175eV, EADH2
=0.58eV,
kr0=9.9x10


























 Ignoring the effect of RDF





































 Considering the effect of RDF 






 due to GB defects
Fig. 3.14. Impact of RDF on TDDB, taking GB defects into account.
The effect of RDF on TDDB is still negligible.
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Temperature Instability (NBTI) in PMOS transistors. H-passivation is widely used
to satisfy the dangling bonds at Si-SiO2 interface and NBTI is manifested as Vth
degradation due the hole-assisted dissociation of Si-H bonds at the interface (Fig.
3.16) [72]. We implemented the reaction-diffusion (RD) model of NBTI degrada-
tion [70,72] and assumed Poisson′s distribution on the interface trap numbers among
different microscopic samples [43]. The average number of interface traps was cali-
brated with the simulation results presented in [73]. The RD model used in our work
is summarized in Table 3.3. We have used the same framework, as shown in Fig. 3.2,
to take the effect of RDF on NBTI into account. We extracted I − V characteristics
from the TCAD simulator and implemented a look-up table based Verilog-A model
for both n and p MOSFETs. Using the models, we carried out HSPICE [45] Monte





















Ignoring the effect of RDF





Fig. 3.15. Average SILC shows similar trend in TDDB since both are




Fig. 3.16. (a) H-passivation satisfies the dangling bonds at the Si-
SiO2 interface; (b) Hole-assisted breakage of Si-H bonds under NBTI
stress [72].
of the relatively slower circuits, we determined the -3σ points of the above-mentioned
parameters with and without considering the effect of RDF on BTI and plotted their
difference as a percentage of the standard deviation (σ) in Fig. 3.17. We observe that
ignoring the effect of RDF causes significant underestimation of both fo and IDDT ,
especially at a relatively lower BTI degradation. Similar to the device level results,
the influence of RDF decreases as BTI degradation increases. In addition, we have
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Fig. 3.17. -3σ points of frequency of oscillation and dynamic supply
current as a percentage of their corresponding standard deviations.
Effect of RDF on BTI effect is more noticeable at lower BTI degra-
dation.
plotted the VDD guard band required to recover the speed of the ring oscillators at
the -3σ points in Fig. 3.18 for 5 and 7 stages ring oscillators. For this simulation, we
have applied VDD guard band so that the circuits at -3σ points can run at the same
speed of the circuits with only RDF effect. We observe that the dependance of BTI
on RDF decreases with an increase in the number of stages. The results suggest that
the effect of correlation decreases with increased circuit complexity. Therefore, the
effect of RDF on BTI may have to be considered for less complex circuits and scaled
technology where the variability margin is strict.
3.4 Conclusion
In this Chapter, we have proposed a statistical modeling framework that takes the
dependence between time-zero variability and various time-dependent aging effects
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BTI correlated to RDF
BTI independent of RDF
5−stage ROSC
7−stage ROSC
Fig. 3.18. VDD guard band required to recover speed of ROSCs with 5
and 7 stages. The correlation is less noticeable in the 7-stage ROSCs.
into account. The framework is developed based on our proposed model of PBTI, a
statistical RD model of NBTI, a 3D cell based percolation model of TDDB, and a
TAT current model of SILC. We have analyzed small area devices ( 1000nm2) and
shown that: 1) RDF has considerable impact on BTI effect; and 2) the influence of
RDF on time-dependent oxide breakdown is almost negligible. In addition, we carried
out circuit analysis using a look-up table based Verilog-A Spice model and analyzed
the effect of BTI degradation on the performance of ring oscillators. On both the
device and circuit levels, we observed that the effect of RDF on BTI degradation is
more pronounced at relatively lower BTI degradation. Since there are not enough
experimental evidence that proves any impact of RDF on TDDB and SILC, further
investigation is necessary. We conclude that the effect of RDF on Vth degradation
needs to be properly addressed in scaled CMOS technology, and this may become
crucial in the accurate guard band estimation of a circuit.
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4. IMPACT OF THE COMBINED EFFECT OF RDF,
NBTI, AND PBTI ON SRAM YIELD ANALYSIS
SRAM failure analysis is a significant component of microprocessor reliability analysis.
In order to accurately estimate the stability of a SRAM array, it is necessary to take
all variability and reliability effects into consideration. In addition, the dependence of
aging effects such as BTI on process-induced RDF variability can make an accurate
yield estimation even more challenging. We have considered both RDF and BTI
effects simultaneously in SRAM failure analysis. We observe that the impact of BTI
on RDF has a very negligible influence on worst case write operation. However, this
dependence can have a considerable impact on SRAM worst case read and hold failure
analyses, especially if the desired confidence level is 3-sigma (99.7%) or above.
4.1 Introduction
Static Random Access Memory (SRAM) occupies a large area of silicon semicon-
ductor chips. In addition, their impact on the system performance plays a critical
role in contemporary microprocessor reliability [74]. In scaled CMOS technology,
process-induced variability as well as the time-dependent aging effects are considered
two essential limiting factors of SRAMs [75]. In addition, SRAMs are driven to a
6 sigma confidence level [76]. Therefore, an accurate lifetime estimation of SRAMs
is crucial in advanced technology. Besides, the scaling down of supply voltage in
advanced technology has also compromised the robustness as well as reduced the
read and write noise margins of memory cells. Reliability analysis of SRAM perfor-
mance is one of the most researched topics in CMOS. The impact of NBTI, PBTI,
and TDDB degradation on performance has been reported in literature to a great
extent [40, 76–79]. However, none of these works take the impact of process-induced
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variation on aging effects into account. In a conventional approach, the impact of
RDF and BTI are considered uncorrelated and the combined effect is expressed by
the following expression [12]:
σTotal(t) =
√
σ2RDF (0) + σ
2
BTI(t) (4.1)
where, σRDF is the time-zero variability due to RDF and σBTI is the time depen-
dent variability due to BTI.
In Chapter 3, we have observed that Bias Temperature Instability (BTI) degrada-
tion is influenced by process-induced Random Dopant Fluctuation (RDF). Moreover,
the impact of RDF on BTI is much higher at a nominal condition [80]. Therefore,
it is necessary to estimate the combined effect of RDF and BTI at a relatively low
stress condition (preferably at a nominal condition). For this work, we have lever-
aged the simulation framework proposed in Chapter 3. In section 4.2, we have briefly
explained different failure mechanisms in 6T-SRAM cells. In section 4.3, we have
carried out SRAM worst-case read, write, and hold time failure analysis with and
without considering the effect of RDF. For our analysis, we have considered SRAM
transient parameters, such as read and write access times, since dynamic stability
analysis is preferable and gives a more accurate estimation of failure probability than
the conventional Static Noise Margin (SNM) analysis [78, 81]. Finally, section 4.4
concludes the chapter.
4.2 Parametric Failure Mechanisms in an SRAM cell
Fig. 4.1 shows a 6T SRAM cell. There are four major parametric failure mecha-
nisms that quantify SRAM cell stability [82]:
• Read Disturb Failure (Read Stability)
• Read Access Failure (Readability)
• Hold Failure (Data Retention)
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Fig. 4.1. A 6T SRAM Cell. Depending on value stored in the internal
nodes, transistors NL − PR (if QL=0, QR=1) or NR − PL (if QL=1,
QR=0) can be under BTI stress and become weaker over time.
• Write Failure (Writability)
We have briefly explained them in this section.
4.2.1 Read Disturb Failure
Read disturb occurs when the internal node storing logic ′1′ discharges through
various leakage paths and accidentally performs a write operation. During the read
operation, both bit lines in Fig 4.1 are charged to Vdd, and depending on the stored
value one of the bit lines discharges to ′0′. During this process, the node storing
′0′ can increase and accidentally flip the states of the nodes and thereby lose the
stored data. As shown in Fig 4.2, if the word line pulse width is long enough to
allow the node storing ′0′ (e.g., QL in Fig. 4.1) to increase beyond the trip point
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Fig. 4.2. Read disturb occurs if TW is long enough to allow QL to
discharge and flip the node states.
of the inverter PR − NR, the cell flips and causes a read failure. The dynamic read
margin (RM) is defined as the time difference between the required time to cause a
read failure and 50% of the time of the falling edge of TW . As shown in Fig.4.2, this
condition takes place if the word line pulse is wider than the required minimum time
to perform the read operation. We have considered the worst-case read ′0′ operation
in our simulation.
Worst case read ′0′ condition:
Node QL stores
′0′ for t=t1 where, t1 is long enough to cause at least 10 mV mean
BTI degradation to transistors PR and NL.
At t=t1, read
′0′ operation is performed.
Here, the assumption is transistors PL and NR are unaffected by BTI degradation.
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4.2.2 Read Access Failure
In the case of the read operation, the bit lines are expected to produce a minimum
voltage difference within a maximum tolerable limit (TAmax). The time required to
produce the voltage difference is known as the access time (TAccess). If the pull down
and access transistors become weaker due to aging effects, cell access can take longer
than TAmax, and the condition is known as read access failure [82]. Due to PBTI, Vth
of the access and pull down transistors can increase over time and cause read access
failure. For example, if we consider that node QL in Fig. 4.1 is storing logic
′0′, then
transistors PR and NL are under BTI stress. If the value is stored for a long time,
both transistors can become weaker. If TAccess becomes larger than TAmax, the read
operation fails to produce the desired voltage levels at the bit lines, therefore causing
a read failure. In our analysis, we have considered the worst case read operation
(similar to a read disturb failure).
4.2.3 Write failure
A write failure event occurs if the value stored in the cell cannot be flipped while
the word-line pulse (TW ) is high. The dotted lines shown in Fig. 4.3 shows such a
scenario where the cell fails to flip its state within TW . Due to BTI degradation, the
cell transistors can become slower over time and cause write upset. As an example,
if we consider that node QL in Fig.4.1 stores logic
′0′ for a long time, the transistors
PR and NL become slower due to constant BTI stress. If we want to write logic
′1′,
the operation needs to be performed while the word line is high. Otherwise, a write
failure occurs. In our analysis, we have considered the worst-case write scenario as
defined in [76] and mentioned below.
Worst case write ′0′ condition:
At t=0, QL=0 and QR=1.
At t=t1, write
′1′ operation is performed at node QL (′0′ at node QR).
At t=t2, write
′0′ operation is performed at node QL (′1′ at node QR).
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Fig. 4.3. Due to aging effects, NR − PL can become weaker, and the
cell may fail (dotted lines) to write ’0’ within TW . WM is the dynamic
write margin when BTI effect is ignored.
Here, the assumptions are: 1) t1 is long enough to cause considerable BTI degradation
to PR and NL; and 2) t2-t1 is very short and negligible BTI degradation occurs to PL
and NR.
4.2.4 Data Retention Failure
In standby mode, the VDD of the cell is reduced to a lower value (known as
Data Retention Voltage, VDR) in order to reduce the power consumption. In data
retention mode, the voltage of the node storing logic ′1′ is also reduced to a lower
value. When the memory cells become active during read or write operations, VDR
is again increased to nominal VDD. If the voltage level of the node storing
′1′ (as an
example, QL in Fig. 4.1) falls below the trip point of the inverter (PR−NR), the data
stored in the cell can be flipped and lost. This condition is known as data retention or
hold failure (Fig.4.4) and can take place if QL holds ’1’ for a long time and transistors
PL and NR become weak due to BTI effect. The dotted lines correspond to a hold
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upset event. Similar to read and write operations, we have considered worst-case
hold failure analysis in this Chapter. The condition is similar to the worst case read
operation.
4.3 Results and Discussion
In this section, we have investigated the impact of RDF on BTI using worst
case read, write, and hold operations of 6T SRAM cells. The failure probability is






where, F is the number of failed cells due to read, hold, or write failure mechanisms
and S is the total number of samples in our Monte Carlo (MC) simulations. We have
considered a memory size of 10KB and unless otherwise specified, a cell ratio (ratio
of the widths of pull down to pull up transistors in Fig. 4.1) of 2 is used for our
simulations. We have also assumed that the access transistors are not affected by
Fig. 4.4. If QL stores
′1′ for a long time, transistors NR − PL become
slower and the stored data can be flipped and lost (dotted line) when
the cell is in standby mode and VDD is reduced to VDR.
60

















RDF & PBTI Independent




Fig. 4.5. Total Vth variability in NMOS transistors with and without
considering the impact of RDF on PBTI.
BTI effect since the memory section is relatively inactive and in hold mode for most
of the operation [76]. We have also assumed that all transistors are affected by RDF.
Fig. 4.5 shows the total standard deviation (σVth) of Vth of NMOS transistors for
mean PBTI degradation of 10, 25, 50, and 75 mV with and without considering the
correlation between RDF and BTI. We can see that the combined effect is somewhat
underestimated if the correlation is ignored. We have used the simulation framework
presented in Chapter 3 to determine σVth due to both NBTI and PBTI and the
simulation parameters are listed in Tables 2.1 and 3.3.
We have plotted the read access failure probability in Fig. 4.6 with and without
considering the correlation between RDF and BTI. TAmax in our simulation is the
average cell access time of SRAM cells considering the variability due to RDF. In our
simulations, TAmax ≈ 38.4 ps. We observe that the failure probability is slightly higher
if we take the correlation into account. In Fig. 4.7, we have plotted the corresponding































RDF & BTI Uncorrelated
RDF & BTI Correlated
Fig. 4.6. Read access failure probability in 10KB memory array.
TAmax ≈ 38.4 ps in our analysis.
order to observe destructive read operations, even for 10mV mean BTI degradation.
The simulation results show the very small effect of correlation on failure probability.
In case of write failure analysis, we have set the maximum write access time to the
average write time of the cells considering only the RDF variability into account. In
our simulations, TWmax ≈ 142.8 ps. As shown in Fig. 4.8, the worst write operation
is less affected than the read operation, and the impact of the correlation is almost
negligible. Finally, we have carried out the worst case hold failure analysis and plotted
the results in Fig. 4.9. The data retention voltage is determined as the minimum
voltage required to maintain 100% yield, taking only RDF into account. We defined
′yield′ as the percentage of functional bit cells in our analyses. The results show a
similar trend to that of the read operation.
We have investigated the relative significance of all failure mechanisms and the
importance of the correlation in determining the confidence level of SRAM yield
































RDF & BTI Uncorrelated
RDF & BTI Correlated
Fig. 4.7. Read disturb failure probability with and without taking the
effect of RDF on BTI into account. The failure probability is slightly
underestimated when the effect is ignored.
anisms. We see that the impact of RDF on BTI is almost negligible for worst case
write operation but somewhat significant in the read and hold failure analyses. The
write operation is less affected because the NMOS transistors are wider (stronger)
than PMOS transistors in our analysis. In Fig. 4.10(b), we have plotted the number
of additional defective cells if the dependance of BTI on RDF is ignored. The total
number of faulty cells due to any failure mechanism can be quantified by the following
expression [76]:
ND(t) = MemorySize× PF (t) (4.3)
where, ND(t) and PF (t) are the number of defective cells and failure probablity,
respectively. The memory size is 10KB in our simulations. We have compared the
results with 3σ level (99.7%), and observe that the desired confidence level is not
achieved in the case of the Read and Hold failure analyses. Since SRAMs are driven
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RDF & BTI Uncorrelated
RDF & BTI Correlated
Fig. 4.8. Worst case write failure probability is very small since the


























RDF & BTI Uncorrelated
RDF & BTI Correlated
Fig. 4.9. Worst case data retention failure shows very small depen-
dance on the correlation between RDF and BTI. However, this de-
pendance is required to be considered in order to achieve 3σ or higher
level of error immunity.
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Fig. 4.10. (a) The difference in worst case yield is small in the case of
read and hold operations and almost negligible in the case of the write
operation; (b) The number of faulty cells in the worst case read and
hold operations fail to achieve the desired 3σ confidence level when
the correlation between RDF and BTI is ignored. We defined ′yield′
as the percentage of functional bit cells.
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to 6σ confidence level of error immunity (i.e., only 2 faulty cells are acceptable in 1
billion bit cells) [76], this analysis is crucial in accurate yield estimation.
4.4 Conclusion
In this chapter, we have carried out worst case SRAM failure analysis considering
the effects of RDF, NBTI, and PBTI. We have observed that the impact is somewhat
significant on read and hold failure mechanisms, and can be crucial if we need to
achieve a 3 sigma or higher confidence level. Write operation is almost unaffected by
this dependence. Therefore, this dependence may have to be considered for accurate
yield analysis, and can be significant in error detection and correction techniques of
SRAMs.
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5. UNIFIED RELIABILITY MODEL OF FINFET
TRANSISTORS
The technology roadmap has been evolving in order to keep up with Moore’s law.
The introduction of High-κ metal gate (HKMG) transistors and FinFET architecture
have enabled the scaling down of CMOS technology beyond the 32nm node. However,
new failure mechanisms, such as Positive Bias Temperature Instability (PBTI) and
Stress Induced leakage current (SILC), have emerged because of this transition. In
addition, the corners of tri-gate FinFET transistors can cause 2D diffusion and field
crowding that can complicate the reliability assessment of Negative Bias Temperature
Instability (NBTI) and Time dependent Dielectric Breakdown (TDDB). In addition,
fin thickness plays a role in NBTI degradation. To that effect, we have proposed
an unified model of NBTI, PBTI, and TDDB for HKMG FinFET transistors. The
simulation framework can be extended to include other reliability issues, such as
SILC, Hot Carrier Induced Damage (HCI), and Random Telegraph Noise (RTN).
This unified model can be leveraged to 14nm and beyond.
5.1 Introduction
Multi-gate FinFET architecture has replaced conventional planar transistors with
their better short-channel effect and higher integration density. In addition to the
width and length of the gate, the FinFET structure introduces an additional dimen-
sion, the ’fin height’. This third dimension provides enhanced gate control; therefore,
the drive current increases and the transistors’ off-current decreases without changing
the planar area. As a result, better device performance and lower power consump-
tion are achieved [83–85]. However, as the device area is scaled down, the variability





























Fig. 5.1. Simulation framework of unified reliability model of HKMG FinFETs.
mostly related to the physics of the high-κ dielectric gate stacks and Si-dielectric
interface properties, the corners of the tri-gate architecture can cause faster NBTI
and TDDB degradation in the devices. Therefore, a comprehensive study on the re-
liability analysis of FinFET devices is necessary. In this chapter, we have developed
a unified model for BTI and TDDB for FinFET devices and verified the model with
experimental results. The models are flexible and the simulation framework can be
extended to incorporate other aging mechanisms, such as HCI, RTN, and SILC. In
section 5.2, we have explained the simulation framework of this research. In section
5.3, we have discussed the device structure designed in TCAD simulator at 14nm
technology node. We have also explored the fin corner effect in this section. Section
5.4 briefly explains the models used in our work. The models are verified with ex-
perimental data in section 5.5. We have discussed some of the results in this section.
Finally, section 5.6 concludes this Chapter.
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5.2 Simulation Framework
Fig. 5.1 shows the simulation framework for FinFET reliability analysis. We have
designed our FinFET devices using a TCAD simulator [15]. The device characteris-
tics can be benchmarked with ITRS [86] projection for scaled multi-gate devices or
available experimental data. From the device simulator, we can extract oxide electric
field (Eox), gate leakage current (IG), threshold voltage (Vth), and inversion channel
carrier density (e.g., hole density for PMOS devices) and incorporate them in different
aging effect models (BTI, HCI, and SILC). The models need to be calibrated with
the experimental data and combined them with the Percolation model for TDDB
analysis. Trap Assisted Tunneling (TAT) and Post-Breakdown gate leakage Current
(PBC) model can also be integrated into the TDDB model that may require further
calibration or validation. From the calibrated device level models, compact Spice
models for circuit simulators [45, 87] can be generated, which is part of our future
plan.
5.3 Device Structure and Impact of Fin Shape on Performance
We have designed our FinFET devices in TCAD simulator and benchmarked them
with ITRS 2013 [86] projection for 14nm technology. Fig. 5.2 shows the 3D view and
cross section of our NMOS device. Different design parameters are listed in Table
5.1. In this section, we have also investigated the impact of Fin shape on device
performance. The presence of the top gate in a triple-gate structure can cause corner
effect [89]. In Fig. 5.3, we have shown the field distribution inside the channel region
of a Fin with sharp corners. We can see in Fig. 5.3(b) that the electric field is more
concentrated at the corners. We have extracted the field distribution at the corner
and at a point inside the channel region corresponding to the mid-point of the top
gate along the fin width. The extracted fields are plotted in Fig. 5.4 as a function of
the channel length. The field at the corner is approximately
√
2 times higher because








Fig. 5.3. (a) Electric field in a rectangular sharp Fin; (b) Field crowd-




Parameter Name Value Reference
Gate Length 14.4nm [86]
Supply Voltage 0.85V [86]
Fin Width 8nm [88]
Fin Height 42nm [88]
Gate Oxide Material HfO2, SiO2
Equivalent Oxide Thickness ≈0.77nm [86]
Channel Doping 1x1018/cm3 [86]
Source/Drain Doping 1x1020/cm3 Calibration Parameter
IDsat 1680 μA/μm [86]
Ioff 100 nA/μm [86]
NMOS Gate Workfunction 4.42eV Calibration Parameter
This field crowding can potentially cause faster degradation of the oxide layers at the
corners and reduce the overall lifetime of the devices. However, this effect can be
eliminated by adding a rounded shape to the corners. We have shown the electric
field distribution of a FinFET with rounded fin corners in Fig. 5.5. In Fig. 5.6,
we have shown a similar plot with a rounded trapezoidal fin shape, which is more
realistic in present CMOS technology. We observe in both cases that the rounded
shape can completely eliminate the field crowding effect. In order to compare the
nominal performance of devices with different fin shapes, we have plotted their IG−VG
characteristics in Fig. 5.7 for VD = VDD. All the three transistors were designed with
equal fin area and on-current. We observe in Fig. 5.7 (b) that the sub-threshold
leakage is slightly higher for trapezoidal FinFETs. A possible reason could be the
widening of fin thickness near the bottom of the trapezoidal structure. This may have
caused relatively worse gate control and higher leakage current. For our reliability
analysis, we have used rectangular FinFETs with rounded corners.
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Mid−point of the top−gate
Fig. 5.4. Comparison of Electric field in the channel region between
one of the corners and at a point corresponding to the mid-point of
the top gate.
5.4 BTI and TDDB in FinFET transistors
In this section, we have briefly explained the models we implemented for FinFET
architecture.
5.4.1 Positive Bias Temperature Instability
PBTI is a mechanism related to the quality of HK materials, particularly in NMOS
transistors [9]. Therefore, the statistical model developed in Chapter 2 is equally ap-
plicable for FinFETs. Both pre-existing and stress-induced defects are responsible for
PBTI degradation. Since the pre-existing traps are fast saturated [11], their contri-
bution is almost constant to a device under constant stress. On the other hand, the




Fig. 5.5. (a) Electric field in a rectangular rounded corner Fin; (b)




Fig. 5.6. (a) Electric field in a trapezoidal rounded Fin; (b) Field
distribution inside the channel region.
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Fig. 5.7. Performance comparison of FinFETs with different Fin
shapes: (a) ID − VG Comparison; (b) ID current in the sub-threshold
region.
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tion to the device. The dependance of trap generation on stress period and voltage
can be expressed as power laws. In addition, this stress temperature dependance can
be modeled with the Arrhenius relationship. The combined effect of stress period,
voltage, and temperature on generated traps NGi can be expressed using the following
equation [49]:
NGi(VG, T, t) = A(VGi)
γexp(−Ea/KBT )tn (5.1)
where, n is the PBTI power exponent, γ is the voltage acceleration factor, Ea
is the temperature activation energy, and ′A′ is the proportionality constant and
calibration parameter. By applying probability theory, we can determine the total









where, Nw, NL, and NTdi are the number of discrete points considered along the
width, length, and thickness of the ith dielectric layer, respectively. P (C)t,x,y,z in
(5.2) indicates the charging probability of a trap located at (x, y, z) at a certain time,
t. The detail of this model, presented in Chapter 2, will not be covered here. ΔVth can
be determined using Poisson’s equation (Chapter 2). As an alternative approach, the
TCAD simulator can also be used for this purpose (Chapter 3). The PBTI simulation
parameters used in this chapter are listed in Table 2.1.
5.4.2 Negative Bias Temperature Instability
NBTI is a phenomenon mostly related to the Si-SiO2 interface trap generation or
pre-existing hole traps inside the oxide layer [70]. The 1D Reaction Diffusion (R-D)
model is widely used for planar devices in order to model the interface trap generation
due to NBTI stress. We have briefly explained the R-D model in Chapter 3. In the
case of a triple-gate structure, the corners can introduce 2D diffusion (Fig. 5.8) and
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Fig. 5.8. 2D Diffusion at the corners of tri-gate FinFETs [90]
cause faster degradation to the device [90]. In addition, the fin width also plays a role
in NBTI degradation. The energy band bending and hole concentration increase in
narrow Fins are due to the injection and accumulation of majority carrier electrons
in the Fin body [91, 92]. Therefore, it is necessary to incorporate both effects in the
existing models in order to accurately predict NBTI degradation. In our extended





N2D(t) At the Corners
N1D(t) Otherwise





where, kf , kr, N0, and DH2 are Si-H bond breaking rate, Si-H bond annealing rate,
pre-stress Si-H bond density at the Si/SiO2 interface, and the diffusion coefficient
of H2. In case of 2D diffusion, we need to solve the 2D diffusion equation in the
cylindrical coordinate system [90]. The final expression is given below:
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The derivation of equation 5.4 is shown in the Appendix A. The parameter kf
depends on the hole density inside the channel region (ph), oxide electric field (Eox),
and stress temperature (T ):




where, γ is the field acceleration factor, EAF is the forward activation energy,
and KB is the Boltzmann constant. kf0 in (5.5) is a proportionality constant and
the calibration parameter in our model. Eox and ph inside the channel region are
functions of the channel length y [93]. In addition, ph depends on fin thickness. In
order to take these effects into consideration, we have designed our pfet device in the
TCAD simulator and extracted both Eox and ph as a function of the channel length
for a given fin width (TFin). The NBTI simulation parameters used in this Chapter
are listed in Table 3.3.
5.4.3 Time Dependent Dielectric Breakdown
The Equivalent Oxide Thickness (EOT) is very thin (less than 0.8nm) in technol-
ogy nodes of 14nm and smaller [86]. In addition, unless taken care of in the device
design, the corner effect can cause faster degradation of tri-gate FinFETs. Therefore,
TDDB analysis is crucial to predict the lifetime of a device. The trap generation mod-
els developed for NBTI and PBTI can be incorporated into the percolation model in
order to estimate the TDDB lifetime of the devices. In case of nFinFETs, the same
PBTI traps contribute to TDDB; in the case of pFinFETs, bulk oxide traps as well
as NBTI interface traps play a role in forming gate-body percolation paths [31].
Therefore, both NBTI and PBTI models are necessary for TDDB analysis. We have
integrated the NBTI and PBTI trap generation models with the 3D percolation model
79
implemented in Chapter 3. The analytical expression of Weibull slope (β) for the 1st





where, α is the time exponent for defect generation, a0 is the cell or defect size,
and Tox is the thickness of the HK or IL layer.
5.5 Results and Discussion
We have verified our PBTI model by the experimental results presented in [92]
for an equivalent oxide thickness of 1.1 nm. We have calibrated the proportionality
constant ′A′ in (5.1) to match the average degradation of 1000 sample devices with
experimental data [92] for three different stress voltages (2.2V, 2V, and 1.8V) and
plotted the results in Fig. 5.9(a). The stress temperature is maintained at 125oC.
The standard deviations for the corresponding stress conditions are shown in Fig.
5.9(b). In Fig. 5.10, we have shown similar plots for NBTI degradation in pFinFETs.
Stress voltages of -2.2V, -2V, and -1.8V were applied at 125oC, and the average
degradation of 1000 devices are matched with experimental results [92]. For both n
and p type devices, the standard deviation follows a power law dependence over time
with a power exponent of n/2, where n is the PBTI or NBTI power exponent. In Fig.
5.11, we have plotted the standard deviation as a percentage of corresponding average
values for both N and PBTI (on left and right y axes, respectively). Variability due
to BTI trap generation is higher in the case of NBTI. The above observations are in
agreement with what we have observed for planar devices in Chapter 2.
Next, we calibrated our TDDB model using experimental data of nFinFETs [94]
for three different stress voltages (2.2V, 2.3V, and 2.4V). The PBTI trap generation
model is calibrated to match the Weibull distribution for HBDs. The Weibull slope
β reported for SBDs in 0.8nm EOT devices is 1.08 [94]. The authors in [94] claimed
that the slope indicates roughly three defects in a SBD path. Since, βHBD = k ∗βSBD














































































Fig. 5.9. ΔVth degradation due to PBTI: (a)Mean degradation; (b)















































































Fig. 5.10. ΔVth degradation due to NBTI: (a)Mean degradation; (b)
Standard deviation.NBTI power exponent, nNBTI ≈0.24.
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Fig. 5.11. Comparison of NBTI and PBTI variability. Similar to the
planar devices, degradation due to NBTI is higher than PBTI.
We determined the trap generation power exponent α ≈0.36 for these devices and
assumed same trap generation rate in both HK and IL layers. We extracted the
Weibull distribution data from [94] and determined that the slope is ∼1.8. This
indicates that roughly two soft breakdowns have caused hard breakdown in those
devices. We calibrated the trap generation model using the parameters listed in
Table 2.1 and plotted the Weibull distribution for the second soft breakdown. The
area of our simulated devices is 1324 nm2 (= A1), which is different than the devices
(A2 =3.7x10
−9 cm2) used in [94]. Therefore, we have applied area scaling to our
Weibull distribution using the following expression [31]:




where, W1 and W2 are the Weibull distribution corresponding to device areas A1 and
A2, respectively. We have run Monte Carlo (MC) simulations for 10000 devices. The














































Fig. 5.12. The trap generation model of PBTI is calibrated to match
the time to breakdown (tBD) due toTDDB is calibrated with experi-
mental results.
5.6 Conclusion
In this chapter, we have focused on BTI and TDDB in scaled CMOS technology,
particularly in FinFETs. We have investigated the impact of tri-gate corner effects
on device performance. We have also calibrated the models with the experimental
data reported for FinFET devices. The objective of this work is to develop a unified-
trap generation model that can be calibrated for BTI degradation and leveraged to
TDDB analysis using the same trap generation models. The simulation framework
can be extended to include other aging effects, such as HCI, RTN, and SILC. In
addition, TDDB gate leakage current models can also be integrated to the simulation
framework. The models can be leveraged to generate compact models for circuit
simulation, which is part of our future plan.
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6. CONCLUSION AND FUTURE DIRECTION
The scaling down of technology leads to faster switching speed and larger integration
density. However, these benefits come at the expense of increased complexity in
reliability assessment. As a result, the flexibility in allowed margins for process as
well as time-dependent variability decreases in every technology generation. In order
to combat reliability challenges, a conventional VLSI design incorporates a certain
guard band so the circuits can sustain about 10-15% of parametric variations over
the projected lifetime and bypass any possible correlation between process-induced
variability and time-dependent reliability issues [69]. However, as we go down deeper
into the nanometer technology (45nm and beyond), the design criteria become more
and more strict. In addition, correlation between time-zero and aging effects can play
important role in the performance assessment of memory devices. Hence, any possible
correlation among randomly distributed parameters should not be ignored. To that
effect, we proposed a statistical framework that takes into account the correlation
between time-zero and time-independent variability.
In Chapter 2, we proposed a stochastic model for parametric Vth degradation due
to oxide trap generation. The model is scalable and can be calibrated to different
sets of experimental results. In Chapter 3, we extended our model to analyze time-
dependent oxide breakdowns. We designed HKMG transistors with a gate length of
30nm in Sentaurus device simulator. We integrated our PBTI model with the device
simulator and analyzed the correlation between discrete dopant-induced variability
and PBTI. We have also integrated the WKB approximation-based SILC analysis
and 3D percolation model with the PBTI trap generation model and developed a
unified model for PBTI, TDDB, and SILC analyses. We concluded that the Vth
variation worsens due to this correlation. However, TDDB and SILC estimations
remain almost unaffected. We have also integrated a statistical NBTI model to our
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simulation framework in order to carry out circuit analysis. The simulation results
show that the device level behavior is translated to circuit behavior; both follow
similar trends in performance degradation. Apart from this, the impact of correlation
appears to lessen when circuit complexity increases.
Coexistence of process induced variation and time dependent parametric variation
and their correlation can make the design of a robust memory device more challeng-
ing. In Chapter 4, we have leveraged our simulation methodology to analyze SRAM
transient behavior and failure mechanisms. We observe that a moderate number of
bit cells fail to meet the 3σ confidence level in case of read and hold analyses. Hence,
this correlation needs to be considered in the reliability quantification of circuits.
In Chapter 5, we have extended our models developed in Chapter 2 and 3 to
FinFET technology. We have investigated the effect of field crowding in triple-gate
FinFET devices that can cause faster degradation of the oxides in the corner regions.
We have observed that corner rounding can completely eliminate the effect. In ad-
dition, we have incorporated the 2D diffusion of H2 and the effect of narrow Fins in
the conventional Reaction-Diffusion model of NBTI degradation. Since PBTI degra-
dation is related to the physics of HK materials, the model developed in Chapter 2 is
applicable for FinFET technology without the need for any further modification. We
have incorporated the 3D statistical percolation model to our BTI models in order to
estimate the lifetime of FinFET devices. The models are verified with the published
experimental data.
6.1 Future Work
The models and simulation framework developed in this research can be leveraged
to integrate other aging effects. In addition, the circuit behavior is even more crucial
than the individual devices. Researchers have shown that a circuit can still be func-
tional even after some of the individual devices within the circuit completely fail [95].
Therefore, it is important to develop compact models for different aging effects that
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can reasonably predict the circuit performance under the corresponding aging effects.
Therefore, we can continue this research work with the following goals.
6.1.1 Extend the models and integrate other aging effects
SILC analysis was part of our unified model for planar devices developed in Chap-
ter 3. We can integrate the Trap Assisted Tunneling current model to the simulation
framework for FinFETs. Moreover, RTN and HCI are two other reliability concerns
for MOS devices. HCI is related to both interface and bulk trap generations that can
cause permanent damage while RTN occurs mostly due to trapping/de-trapping of
defects. Our models developed for PBTI and TDDB, and the modified R-D model
developed for NBTI analysis in FinFETs, can be leveraged to HCI and RTN analysis.
In addition, the post break down leakage current model is necessary to analyze circuit
performance and behaviors after the breakdown of individual devices. The models
can be incorporated in our simulation framework, as shown in Fig. 1.1.
6.1.2 Compact models for circuit Analysis
We would like to be able to carry out a reliability analysis of Integrated Circuits
(IC) with our unified reliability models developed for FinFET devices. To that effect,
we plan to develop compact Spice models that can be integrated with commercial
circuit simulators [45, 87]. With our unified models, we would also like to carry out
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A. NBTI TRAP GENERATION DUE TO 2D DIFFUSION
In case of tri-gate FinFET devices, the corners can introduce 2D diffusion of hydrogen.
Under NBTI stress, every free hydrogen molecule is associated with one interface
trap. Fig. A.1 shows the 2D diffusion profile of hydrogen and it widens as
√
DH2t























































Fig. A.1. 2D diffusion profile of H2 due to NBTI. x










are the Si-H bond density available before the NBTI stress is applied, H and
H2 density available for diffusion at the Si/Dielectric interface, respectively. From the




















where, k2 is also a constant. Plugging in NH2(0) from (A.4) in to (A.1), we determine

















is a constant, (A.5) can be re-written as:















Since the NBTI power exponent due to H2 diffusion is
1
6
[5], we observe from the
above equation that N2DIT (t) ∝ t2n. Therefore, the Si − H bonds at the corners are




B.1 nFinFET with Rectangular/Rounded Corners Fin: TCAD Sentaurus
Structure Editor Code
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;




; Selecting default Boolean expression
(sdegeo:set-default-boolean "BAB")
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;




; - Substrate, Source/Drain doping levels
(define SubDop 1e17 ) ; [1/cm3]




(define Lg 14.4e-3) ; [um] Gate length
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(define Wg 8e-3) ; [um] Gate width
(define Lsp 3.5e-3) ; [um] Spacer length
(define Lreox 1.5e-3) ; [um] Reox length
(define SD_delta 2e-3) ; [um] Tune S/D contact locations
(define Treox 2e-3) ; [um] Reox2 thickness
(define Ltot 60e-3 ) ; [um] Lateral extend (each side)
(define del_Y 6e-3) ; [um] Additional Y-extention
;---------------------------------------------------------------------
; - layers
(define Tsub 25e-3) ; [um] Substrate thickness
(define Tsox 0.4e-3) ; [um] Gate Si oxide thickness
(define Thfox 2e-3) ; [um] Gate Hf oxide thickness
(define Tgate 30e-3) ; [um] Metal gate thickness
(define Tfin 8e-3) ; [um] Fin Thickness
(define Tfh 84e-3) ; [um] 2xFin height
(define Tbody 8e-3) ; [um] Body Thickness
(define Lsub 116e-3) ; [um] Substrate Length
(define Wsub 116e-3) ; [um] Substrate Width (for 70nm gate pitch)
;---------------------------------------------------------------------
; - spacer rounding
(define fillet-radius 0.001) ; [um] Rounding radius
; - pn junction resolution
(define XjExt 0.005) ; [um] Extension depth
(define XjSD 0.042) ; [um] SD Junction depth
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; Derived quantities
(define Xg (/ Lg 2))
(define Yg (/ Wsub 2))
(define Tfg (/ Tfin 2))
(define Tfhg (/ Tfh 2)) ;Fin Height
(define Hg (+ Tfhg 5e-3)) ; Gate Height
(define Tox (+ Tsox Thfox))
;--------------------------------------------------------------------
; Creating regions
(sdegeo:create-cuboid (position (* Ltot -1) Yg (* Tsub -1))
(position Ltot (* Yg -1) 0.0) "Silicon" "Si_Substrate")
(sdegeo:create-cuboid (position (* Tfg -1) Yg 0.0)
(position Tfg (* Yg -1) Tfh) "StrainedSilicon" "Fin_1")
(sdegeo:fillet (list (car (find-vertex-id (position (* Tfg -1)
Yg Tfh))) (car (find-vertex-id (position (* Tfg -1) (* Yg -1) Tfh)))
(car (find-vertex-id (position Tfg Yg Tfh)))
(car (find-vertex-id (position Tfg (* Yg -1) Tfh))))
(* fillet-radius 0.825))
(sdegeo:create-cuboid (position (* Ltot -1) Yg 0.0)
(position Ltot (* Yg -1) Tfhg) "SiO2" "Native_Oxide")
(sdegeo:create-cuboid (position (* (+ Tfg Tsox) -1) (+ Xg 0) Tfhg)
(position (+ Tfg Tsox) (* (+ Xg 0) -1) (+ Tfh Tsox)) "SiO2" "Sox")
(sdegeo:fillet (list (car (find-edge-id (position (* (+ Tfg Tsox) -1)
0 (+ Tfh Tsox)))) (car (find-edge-id (position (+ Tfg Tsox) 0
(+ Tfh Tsox))))) (* fillet-radius 1.1))
(sdegeo:create-cuboid (position (* (+ Tfg Tox) -1) (+ Xg 0) Tfhg)
(position (+ Tfg Tox) (* (+ Xg 0) -1) (+ Tfh Tox)) "HfO2" "Hfox")
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(sdegeo:fillet (list (car (find-edge-id (position (* (+ Tfg Tox) -1)
0 (+ Tfh Tox)))) (car (find-edge-id (position (+ Tfg Tox) 0
(+ Tfh Tox))))) (* fillet-radius 2))
(sdegeo:create-cuboid (position (* (/ Ltot 1) -1) Xg Tfhg)
(position (/ Ltot 1) (* Xg -1) (+ Tfhg Hg)) "TiN" "Metal_Gate")
;--------------------------------------------------------------------
; Creating Re-oxidation and Spacer regions
(sdegeo:create-cuboid (position (* (/ Ltot 1) -1) (+ Xg Lreox)
Tfhg) (position (/ Ltot 1) (* (+ Xg Lreox) -1) (+ Tfhg Hg)) "SiO2"
"Gate_Reox1")
(sdegeo:create-cuboid (position (* (/ Ltot 1) -1) (+ (+
Xg Lreox) Lsp) Tfhg) (position (/ Ltot 1) (* (+ (+ Xg Lreox)
Lsp) -1) (+ Tfhg Hg)) "Si3N4" "N_Spacer")
;--------------------------------------------------------------------
; - rounding spacer
(sdegeo:fillet (list (car (find-vertex-id (position (/ Ltot 1) (+ (+
Xg Lreox) Lsp) (+ Tfhg Hg)))) (car (find-vertex-id (position
(/ Ltot 1) (* (+ (+ Xg Lreox) Lsp) -1) (+ Tfhg Hg)))) (car
(find-vertex-id (position (* (/ Ltot 1) -1) (+ (+ Xg Lreox) Lsp)
(+ Tfhg Hg)))) (car (find-vertex-id (position (* (/ Ltot 1) -1)




(color:rgb 1.0 0.0 0.0 ) "##" )
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(sdegeo:define-contact-set "drain" 4.0
(color:rgb 1.0 0.0 0.0 ) "||" )
(sdegeo:define-contact-set "source" 4.0
(color:rgb 1.0 0.0 0.0 ) "==" )
(sdegeo:define-contact-set "substrate" 4.0
(color:rgb 1.0 0.0 0.0 ) "<><>" )
;--------------------------------------------------------------------
;------------------------ Set Contacts--------------------------
; Substrate and Gate
(sdegeo:set-current-contact-set "substrate")
(sdegeo:define-3d-contact (list (car (find-face-id
(position 0 0 (* Tsub -1))))) "substrate")
(sdegeo:set-current-contact-set "gate")
(sdegeo:define-3d-contact (list (car (find-face-id
(position 0 0 (+ Tfhg Hg))))) "gate")
; Drain and Source
(sdegeo:create-cuboid (position (* Tfg -1) Yg Tfh)
(position Tfg (* Yg -1) (+ Tfh 5e-3)) "Metal" "DS")
(sdegeo:delete-region (list (car (find-body-id
(position 0 Yg (+ Tfh 2e-3))))))
(sdegeo:set-current-contact-set "drain")
(sdegeo:define-3d-contact (list (car (find-face-id
(position 0 (* (+ (+ (+ Xg Lreox) Lsp) 5e-3) -1) Tfh)))) "drain")
(sdegeo:set-current-contact-set "source")
(sdegeo:define-3d-contact (list (car (find-face-id
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(position 0 (+ (+ (+ Xg Lreox) Lsp) 5e-3) Tfh)))) "source")
;---------------------------------------------------------------------
;--------------------- Set Doping Profiles---------------------
; Constant Profile (Bulk and Fins)





; Analytic Profile (Drain and Source)
(sdedr:define-refinement-window "BaseLine.Drain" "Rectangle"
(position (* (+ Tfg 2e-3) -1) (* (+ Xg (+ Lreox (+ SD_delta Lsp))) -1)
Tfh) (position (+ Tfg 2e-3) (* (+ Yg 2e-3) -1) Tfh))
(sdedr:define-refinement-window "BaseLine.Source" "Rectangle"
(position (* (+ Tfg 2e-3) -1) (* (+ Xg (+ Lreox (+ SD_delta Lsp))) 1)
Tfh) (position (+ Tfg 2e-3) (* (+ Yg 2e-3) 1) Tfh))
(sdedr:define-gaussian-profile "Gauss.SourceDrain" DopSD
"PeakPos" 0.0 "PeakVal" SDDop "ValueAtDepth" SubDop "Depth"
XjSD "Gauss" "Factor" 0.1)
(sdedr:define-analytical-profile-placement "PlaceAP.Drain"
"Gauss.SourceDrain" "BaseLine.Drain" "Negative" "NoReplace" "Eval")
(sdedr:define-analytical-profile-placement "PlaceAP.Source"
"Gauss.SourceDrain" "BaseLine.Source" "Negative" "NoReplace" "Eval")
;----------------------------------------------------------------------
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;--------------------- Defining Meshing Strategy ----------------------
; Global Mesh
(sdedr:define-refinement-window "RefWin.Global" "Cuboid"
(position (* Ltot -1) Yg (* Tsub -1)) (position Ltot (* Yg -1)
(+ Tfhg Hg)))
(sdedr:define-refinement-size "RefDef.Global" 0.3






(sdedr:define-refinement-size "RefDef.Sox" 0.002 0.002
0.001 0.001 0.001 0.0004 )
(sdedr:define-refinement-function "RefDef.Sox"
"DopingConcentration" "MaxTransDiff" 0.1)
(sdedr:define-refinement-region "Place.Sox" "RefDef.Sox" "Sox" )
; HfO2
(sdedr:define-refinement-size "RefDef.Hfox" 0.002 0.002
0.002 0.001 0.001 0.001 )
(sdedr:define-refinement-function "RefDef.Hfox"
"DopingConcentration" "MaxTransDiff" 0.1)
(sdedr:define-refinement-region "Place.Hfox" "RefDef.Hfox" "Hfox" )
;Channel Region
(sdedr:define-refinement-size "RefDef.Channel" 0.006 0.006 0.006
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(position (* (/ Ltot 3) -1) (+ (+ Xg Lreox) Lsp) Tfhg)
(position (/ Ltot 3) (* (+ (+ Xg Lreox) Lsp) -1) (+ Tfhg Hg)))
(sdedr:define-refinement-size "RefDef.Top" 0.003 0.003











B.2 Determine Percolation Paths: Matlab Code
% 3D Percolation Model for TDDB Analysis
%’Linear Search’ to find nearest neighbors sharing at least one
%common edge
% This code can capture a 4-defects percolation paths,
% but can be modified to a different number of defect-paths
% Most of the recent papers suggest that SBD defect paths
% are mostly comprised of 3-4 defects in scaled techonologies
% tBD: time to breakdown:: NBD:critical breakdown defect density::
% XB, YB, and ZB: locations of the defects :: Tin: Matrix containing
% all the possible defect locations
%%
function [c, tBD, NBD, XB, YB, ZB, BD_M]=...
breakdown_path(BD_M, ct, Tin, c, tBD, NBD, XB, YB, ZB)











% Extract the locations of the defects
[Xi, Yi, Zi] = ind2sub(size(Tin),find(Tin));





















XB(c,:)=[X(m), X(n), X(p), X(r)];
YB(c,:)=[Y(m), Y(n), Y(p), Y(r)];
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